index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Mots clés

AES GSM Temperature sensors Loop PUF Cryptography PUF Hardware security Fault injection attack 3G mobile communication Image processing Side-channel attack TRNG Aging Variance-based Power Attack VPA Confusion coefficient Formal methods FPGA Electromagnetic Computational modeling Neural networks CRT SCA Mutual Information Analysis MIA Application-specific VLSI designs Internet of Things Energy consumption Side-Channel Analysis SCA Field programmable gate arrays Power-constant logic Security MRAM Masking Information leakage Logic gates Side-Channel Analysis DRAM Countermeasures Coq Reverse engineering Randomness Process variation Voltage Sensors Defect modeling Magnetic tunneling Dual-rail with Precharge Logic DPL Power demand Switches Simulation Robustness Reverse-engineering ASIC Linearity Signal processing algorithms Side-channel analysis Intrusion detection Random access memory Countermeasure Side-channel attacks Costs Security and privacy Machine learning Hardware Differential power analysis DPA Side-Channel Attacks OCaml Routing Field Programmable Gates Array FPGA Circuit faults Masking countermeasure RSA Formal proof Protocols STT-MRAM Magnetic tunnel junction Estimation Steadiness Transistors Elliptic curve cryptography Filtering Side-channel attacks SCA Dynamic range CPA Convolution Security services Reliability Writing Sécurité FDSOI Tunneling magnetoresistance Training Resistance Fault injection Lightweight cryptography Spin transfer torque SoC Receivers Authentication Asynchronous Differential Power Analysis DPA

 

Documents avec texte intégral

213

Références bibliographiques

428

Open access

39 %

Collaborations